Abstract-We describe the fabrication of vertically stacked Silicon Nanowire Field Effect Transistors (SiNW FETs) in Gate-All Around (GAA) configuration. Stacks with the number of channels ranging from 1 to 12 have been successfully produced by means of a micrometer scale lithography and conventional fabrication techniques. It is shown that demonstrator Schottky Barrier (SB) devices fabricated with Cr/NiCr contacts present good subthreshold slope (70mV/dec), IoN/loF F ratio 2:10 4 and reproducible ambipolar behavior.
II. RELATED WORK
Recently, a multichannel structure with GAA configuration has been proposed as a candidate for high-performance devices. Its implementation has the advantage of enhanced on-current (ION) along with low leakage as well as a small footprint for multi-finger (multi-channel) devices [10] , [4] . The fabrication process described in [10] , [4] is based on creating epitaxial layers to alternate Si and SiGe layers one on top of each other. A vertical trench is etched in the grown structure. A successive 978-1-4244-4353-6/09/$25.00 ©2009 IEEE SiGe selective etching leaves vertically-stacked Si nanowires. Hydrogen annealing is then used to change the SiNW shapes from rectangular to circular, thus yielding channels with less surface roughness and improved controllability.
An alternative approach for the fabrication of verticallystacked SiNWs [11] is based on producing a scalloped trench in bulk silicon by means of Deep Reactive Ion Etching (DRIE). Sacrificial oxidation steps are performed to reduce the dimensions of the trench. Thanks to scalloping, the Si trench is totally consumed in its thinner parts, leaving a vertical stack of suspended SiNWs. Although the DRIE process defines trenches of micrometer dimensions, the iteration of oxidation steps is capable for reducing the structures to suspended nanowires with of 20 nm in diameter [11] . This approach has also been demonstrated to be suitable for producing vertically stacked SiNW with small dimensions and different section shapes [12] , yet it has not been used so far for G AA FET fabrication.
III. DEVICE FABRICATION
In our work we produce vertical SiNW arrays by means of optical lithography with 1 Mm resolution limit. Sub-micrometer features are obtained through sacrificial oxidation steps. Although the integration density would have been further increased by means of advanced lithography, the developed process already allows us to produce very high channel densities without making use of non standard fabrication steps. We start by defining a photoresist line on a p-type (N rv 10 15 ) silicon bulk wafer (see Fig. 1 .a). Then a DRIE technique (also called Bosch process) is performed. This technique, that alternates a plasma etching with a passivation step, has been optimized to produce a scalloped trench in silicon with high reproducibility. Etching time, passivation time and plasma platen power have been optimized in order to enhance the scalloping effect. The application of the DRIE technique gives a trench like the one depicted in Fig. 1 .b. The flexibility of the process allows us to change the number of scallops easily. After a wet oxidation step (see Fig. 1 .c) vertically stacked SiNWs are formed. Then the cavities produced by the Bosch process are filled with photoresist. After a combination of chemical mechanical polishing (CMP) and BHF dip, the wet oxide is removed around the NWs (see Fig. 1 .f). The oxide at the bottom of the cavity is left to isolate the substrate from the successive processes. The vertical structure obtained is then oxidized to produce a high quality dry oxide (20 nm thick, see Fig. 1 .g) as gate dielectric. Then between 200 nm and 500 nm of Low Pressure Chemical Vapour Deposition (LPCVD) polysilicon is deposited ( Fig. 1.h ). The polysilicon gate is patterned by means of a combination of isotropic and anisotropic recipes (see Fig.  1 .i). A final field oxide isolation and Al or Cr/NiCr patterning make the external electrical connections. be a pplied in order to refine t he dimensions in a cont rolled manner. For instance, it has been demonstrated that the use of self-limiting oxidation is capable of producin g channe ls with nanometer d imensions and good cont rolla bility [4] , [15] . Surface irregular ities of the sus pe nded NWs can be improved either by means of a se lf-limiti ng oxid ation or by hydrogen a nnealing step [101 . It was found th at t he proposed fabricat ion method cons isten tl y produces repeatable a nd very cont ro lla ble d imensions of clearly separate d NW st acks, by op timizing the etc h/ oxidat ion cond it ions. A un iform and thin gate oxid e is form ed a round the suspended NWs by d ry oxidation in a horizontal furnace under 10 81m 02 flux . By combining isot rop ic and anisot ro pic etc h te chniques, polysilicon gat e lengths down to 200 nm (see Fig.  3 .a) were pr oduced using 111m lithography. It ca n be seen that the polysili con ga te complete ly surrounds the suspended NW segment without a ny gaps, and t hat the silicon NW is covered by a 20nm thick gate oxide (Fig. 3.b) . The proposed GAA device fabrication technique has a lso been succesfu lly applied for NW stacks with 3 susp ended cha nnels (Fig. 4) . Fig. 4 .a shows a structure with two parallel polysilicon gates, and Fi g. 4.b shows the cross-sec t ion of the st ruct ure wh ere individual wires and the sur round ing pol ysilicon ga te ar e clearly visible. Note t hat the cross-section of each susp ended NW (with t he exception of t he t op wire) has a well-d efined rhombic sh ape t hat is dict ated by the successive etching/oxid ation steps used to produce t he wire stacks. The top wire has a t riangula r profil e that is a lso defined by the process. Schottky-barrier (SB) SiNW FETs demonstrator devices in GAA configurati on have a lso been fabricated su ccessfully on SOl, and shown in F ig. 5. In this particul ar example, the sus pe nded NW segm ent ha s a t rapezoidal cross-section.
A SOl wa fer has been used to fabricate demonstrator de vices with sin gle cha nne l layer . In this case we patterned Cr/ NiC r throu gh a lift-off t echnique t o form source and drain. An advantage for using Ni is that it can eas ily form silicides with mid -gap work fun ctions at low t emper ature, thus a llowing the fabrication of F ETs in few process steps a nd with a low t her mal budget [13] . However , t he ma in di fferen ce with F ETs defined by im pla ntation is t he form ation of Scho ttky Barrier (SB) source/ drain thus leading to a dev ice with a mbipolar characte ristic . The ambipolarity refers to the I d s -V g s electrical characte ristic of a tran sistor having both p-and n-typ e beh aviour [131 . A double step a nnea ling (at 200°C and 400°C, respectively) has be en choose n to for m silicided reg ions. This annealing process has been seen as good choice in t erms of I o N / I OF F ratio improvemen t [14] . Aft er the annealing step s, the unreacted Cr / NiC r parts were removed in wet et chant . F inally a 1 J.Lm t hick layer of Al has be en patterned after via opening on t he field oxide. Pro cess flow of vertically stacked Si-NW FET . a) A photoresist line is defined on t he Si wafer. b) A Bosch process is performed to produce a scalloped tre nch. c) Wet oxidation . d) A 5 J.Lm t hick photoresist is spin-coated in order to fill t he cavities formed around the t rench. e) T he oxide removal step free th e SiNWs withouth removing the oxide at th e bottom of the cave. f) SiNWs are vertically stacked and electrica lly isolated from t he substrate. g) A high quality dry oxide is formed. h) LPCVD polysilicon deposition. i) Gate patterning
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IV. DI SC USSIO N ON T HE FAB R IC ATED STRUCT URES
T hree dimensional SiNW FET arrays have been fabricated in vertical stacks with the number of channe ls var ying between 1 and 12 (see Fig. 2 ). Initially, the formed SiNWs have diamet ers ranging from 70 nm to 200 nm , several t echniques can Devi ce A : Ids -Vg s cur ve for Vd s = 1 V . T he ob served a mb ip ola rity is typical for the met allic source and d rain MOSFETs. Note t he very high su bth res ho ld slopes in bo th modes. 
V . ELECTRI CAL M EAS UREM ENTS
The measured elect rica l performance of two SB SiNW FET devic es with single SiNW cha nnel in the stack ar e reported in the following . Each NW channel have 5 urn. gate lengt h an d an effective width of 930 nm. Since the NW cross-section is t ra pe zoida l, t he effect ive chann el wid th is the perimeter of the NW . The devic es (see Fig . 6 ) show an ambipolar behaviour with good performance of both p-a nd n-branches. Tab le I reports the device (device A) pa rameters demonstrating device 4 ambipolarity, fO N I f O F F ratio :0:: 10 a nd a subthreshold slope (SS) lower than 70 mV I dee for the p-type portion of the curves (V g s > Vt~+ for h +) , and around 250mVI dee for the n-type part (Vgs < vtf for e-) . The f d s -Vd s curves have been measured for positive V gs (Fig. 7.a) and negative V g s (Fig. 7.b) . The devic e behavior in the "triode" region indicates very distinct gate control over the drain current . The plots also show a Negative Differential Resistance (NDR) region wh en the channe l is in inversion mode. A par t ially gated device (source and d rai n have b een designed 111m far away from t he gated channe l) sho ws a mbipolar behaviour (see Fig . 8 ) . T he ext racted paramet ers for t his devic e (device B) are reported in Tab le II. T he high Vgs requ ired for the onset of cond uc ti on is believed to be du e to t he non controlled porti on of the channel. This behaviour is con firmed in [161. Moreover, in [16] the poss ibility of making the device unipolar by using a du a l gates was d iscusse d as well. A depend ency of t he I O F F on t he applied V d s is found (see F ig. 9). 
